Remarks/Arguments:

Claims 15-17, 20 and 21 have been rejected. These claims have been cancelled and new claims 22-25 have been substituted therefor.

Section 112 Rejections

Claim 15 has been rejected as failing to comply with the enablement requirement, because it is a single means claim. Applicants have now amended claim 15 as newly added claim 22. Original claim 15 has been cancelled.

As discussed below, newly added claim 22 includes multiple features and is not a single means claim.

Applicants have now cancelled claims 15-17 and 20-21. These claims have been amended as newly added claims 22-25, as follows:

- claim 22 is based on cancelled claim 15.
- claim 23 is based on cancelled claim 16.
- claim 24 is based on cancelled claim 17.
- claim 25 is based on cancelled claims 20 and 21.

Basis for newly added claims 22-25 may be found, for example, in Figs. 17 and 18. More specifically, features of claim 22 may be found in these figures as follows:

- a first voltage detection circuit (shown as element 52 in Fig. 17) which detects a first voltage (shown as $V_{DT}30$ in Fig. 18). The first voltage detection circuit 52 outputs a **first signal** (shown as DT30 in Figs. 17 and 18). This first signal is transmitted as the **detected first voltage**.

- a second voltage detection circuit (shown as element 53 in Fig 17) detects a second voltage (shown as $V_{DT}31$ in Fig. 18), which is higher than the first voltage. The second voltage detection circuit outputs a **second signal** (shown as DT31 in Figs. 17 and 18) which is transmitted as the **detected second voltage**.

- a third voltage detection circuit (shown as element 54 in Fig. 17) detects the first voltage ($V_{DT}30$ in Fig. 18) and the second voltage ($V_{DT}31$ in Fig. 18). The third voltage detection circuit 54 outputs a **third signal** (shown as DT21 in Fig. 18), which is transmitted as the **detected first voltage and the detected second voltage**.

- a first circuit (shown as element 55 in Fig. 17) has a **first function** of executing a series of operational sequences in accordance with an input control signal (CE in Fig. 18) and a **second function** of not accepting the input control signal.

- the third signal (DT21 in Fig. 18) is transmitted as the second voltage when a power-supply voltage rises and is transmitted as the first voltage when the power-supply voltage drops.

- the first function of the first circuit (55 in Fig 17) continues an ongoing sequence according to the input control signal (CE), and the second function of the first circuit 55 prevents a new operational sequence regardless of the input control signal (CE) when a power-supply voltage is equal to or lower than a voltage for the third signal transmitted.

Dependent claim 23 further limits claim 22 by reciting the following features:

- a fourth voltage detection circuit (shown as element 42 in Fig. 19) detects a third voltage ($V_{DT}32$ in Fig. 20) that is lower than the first voltage and outputs a **fourth signal** (DT32 in Fig. 19) which is transmitted as the **detected third voltage**.
- a second circuit (shown as element 44 in Fig. 19) executes a series of operational sequences in accordance with the input control signal.
- an operation which is executed by the fourth voltage detection circuit (element 42 in Fig. 19) immediately suspends operations when the power-supply voltage is equal to or lower than the third voltage.

Newly added claim 24 further limits claim 23 by reciting that a time for the power-supply voltage to drop from the first voltage to the third voltage is longer than a predetermined operational sequence completion time.

Newly added claim 25 further limits either of claim 22, 23 or 24 by reciting a non-volatile memory, wherein the first circuit (55 in Fig. 17) controls the non-volatile memory. These features may be found in now cancelled claims 20 and 21.

Section 102/103 Rejections

Claim 15 has been rejected as being anticipated by McClintock. Applicants respectfully submit that amended claim 15 (now new added claim 22) includes features not anticipated or suggested by McClintock, namely:

- a first voltage detection circuit which detects a first voltage and outputs a **first signal** which is transmitted as the **detected first voltage**;
- a second voltage detection circuit which detects a second voltage higher than the first voltage and outputs a **second signal** which is transmitted as the **detected second voltage**;
- a third voltage detection circuit which detects the first voltage and the second voltage and outputs a **third signal** which is transmitted as the **detected first voltage and the detected second voltage**, and
- a first circuit which has a **first function** of executing a series of operational sequences in accordance with an input control signal and a **second function** of not accepting the input control signal;
- the third signal being transmitted as the second voltage when a power-supply voltage rises, and transmitted as the first voltage when the power-supply voltage drops; and
- the first function of the first circuit **continues** an ongoing sequence according to the input control signal and the second function of the first circuit **prevents** a new operational sequence regardless of the input control signal, when the power-supply voltage is equal to or lower than a voltage for the third signal.

The Office Action states that McClintock discloses a power on/off reset circuit which detects a first voltage and a second voltage higher than the first voltage, and outputs a first signal, wherein the first signal is transmitted as the second voltage

when the power-supply voltage rises and is transmitted as the first voltage when the power-supply voltage drops.

McClintock, however, does **not** disclose a **third voltage detection circuit** which **detects the first voltage and the second voltage and outputs a third signal**. Furthermore, McClintock does **not** disclose a first circuit which has a **first function and a second function**, where the first function executes a series of operational sequences in accordance with an input control signal, and the second function prevents acceptance of the input control signal. Furthermore, McClintock does **not** disclose that **the third signal is transmitted as the second voltage when the power-supply voltage rises and transmitted as the first voltage when the power-supply voltage drops**. Furthermore, McClintock does **not** suggest that the first function of the first circuit **continues an ongoing sequence** according to the input control signal and the second function of the first circuit **prevents a new operational sequence regardless of the input control signal** when a power-supply voltage is equal to or lower than the voltage for the third signal being transmitted.

Favorable consideration is requested for newly added claim 22. Claims 23-25 depend from claim 22 and are, therefore, not subject to rejection in view of the cited reference for at least the reasons set forth for claim 22. Favorable consideration is requested.

Conclusion

Newly added claims 22-25 are in condition for allowance.

Respectfully submitted,

Daniel N. Calder, Reg. No. 27,424
Jack J. Jankovitz, Reg. No. 42,690
Attorneys for Applicants

JJJ/dmw

Dated: October 22, 2004

P.O. Box 980
Valley Forge, PA 19482-0980
(610) 407-0700

The Commissioner for Patents is hereby authorized to charge payment to Deposit Account No. **18-0350** of any fees associated with this communication.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on October 22, 2004

Donna M. Wellings

DMW_I:\MTS\2101US3\AMEND_01.DOC